CSCE 4610/5610: Computer Systems Architecture

You May Want To Know

Instructor: Krishna Kavi
My Office: F 278 Discovery Park
My Phone: 940-369-7216
My Email: kavi@cse.unt.edu
My Web: http://csrl.cse.unt.edu/~kavi/
My Office Hours;
Tuesdays 2:00-3:30 pm
Thursdays 5:30-6:30 pm
(Other times by appointment only)

Tentative Breakdown Of Course Grades
(I reserve the right to make changes to this breakdown)

<table>
<thead>
<tr>
<th></th>
<th>CSCE 4610</th>
<th>CSCE 5610</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 Mid Semester Exams</td>
<td>40%</td>
<td>40%</td>
</tr>
<tr>
<td>Final</td>
<td>20%</td>
<td>20%</td>
</tr>
<tr>
<td>Homework Assignments</td>
<td>20%</td>
<td>15%</td>
</tr>
<tr>
<td>Term Project</td>
<td>15%</td>
<td>20%</td>
</tr>
<tr>
<td>Discretion</td>
<td>5%</td>
<td>5%</td>
</tr>
</tbody>
</table>

The purpose of this course is to provide you with a solid foundation in computer systems architecture. This course is generally considered as a foundation to further study and research in computer systems. We will survey several different approaches to designing a single CPU that can aid in building a parallel processor. We will investigate instruction level parallelism, branch prediction techniques, various cache organization, multithreaded architectures, cache coherency and their impact on parallel processing.

Prerequisites: Primarily, I would like to see that you know how a basic CPU works (including instruction fetch, decode, execute cycles, microprogramming), instruction sets and choices (including RISC versus CISC, address modes), memory organization (including virtual memory, memory interleaving), ALU (including multiplication, division and floating point algorithms), and some understanding of compilers and runtime support, Operating system concepts like process scheduling, virtual memory, protection domains, etc.

If you need a refresher, take a look at, “Computer Organization and Design” by Hennessy and Patterson.

Exams and Grading Policies: All my exams (mid-semester and final) are "open-book" format. The final exam is not comprehensive. I grade every exam using a "relative point" system. For each problem, I select the best among all the solutions presented by the students (which gets the highest grade) and grade all the others relative to the best solution.
CSCE 4610/5610: Computer Systems Architecture

Course Outline
(I reserve the right to change the order of some topics based on need)

<table>
<thead>
<tr>
<th>Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>4</td>
</tr>
</tbody>
</table>

1. Introduction and Background
   - What is computer architecture
   - Instruction sets, control unit
   - Performance evaluation

2. Memory Systems
   - Memory hierarchy
   - Cache memory designs
   - Improving cache performance
   - Main memory and Virtual memory
   - DRAM and SSD technologies

3. Pipeline and out of order execution
   - Basic design of pipelines
   - Data and control hazards
   - Branch prediction and dynamic scheduling
   - Superscalar and multiple issue processors
   - VLIW or EPIC

4. Shared Memory Multiprocessors
   - Mutual Exclusion and Synchronization
   - Cache Coherency Problem and Solutions
   - Distributed Shared Memory Systems

5. Dataflow and multithreaded architectures
   - Dataflow model of computation
   - What is multithreading Scheduled Dataflow
   - SMT and Hyper Threading

6. Low Power Issues

(I will also use material from older editions)

Other Useful Books: