Gulur, N., Kavi, K. M., "Improved efficienceies in moderately sparse matrix compuations," Provisional, United States, Date Submitted to University: August, 2020 –.
Gulur, N., John, L. K., Ryoo, J., "PROCESSOR USING A LEVEL 3 TRANSLATION LOOKASIDE BUFFER IMPLEMENTED IN OFF-CHIP OR DIE-STACKED DYNAMIC RANDOM ACCESS MEMORY," US 10,296,465. Regular, United States, Date Patent Approved: May 21, 2019 –.
Gulur, N., John, L. K., Marathe, Y., Ryoo, J., "INTELLIGENTLY PARTITIONING DATA CACHE TO ALLOCATE SPACE FOR TRANSLATION ENTRIES," US 10,261,915. Regular, United States, Date of Patent Application: September 15, 2017 –. Date Patent Approved: April 16, 2019 –.