Instructor: Dr. Shengli Fu, Nicholas Tompkins  
E-mail: fu@unt.edu, nicholas.tompkins@unt.edu  
Class Hours: Wednesdays 2:30PM - 5:20PM  
Classroom: NTDP B288  
Office: NTDP B238  
Office Hours: Wednesdays 9:30AM – 10:30AM & Friday 9:30AM – 11:30AM or by appointment

Course Description:  
Digital system design projects provide students substantial experience in logic analysis, design, logic synthesis in VHDL, and testing. Project documentation including all the phases of project cycle from requirement analysis to testing as well as a project presentation providing the students an opportunity to enhance their communication and presentation skills are essential components of this course.

Prerequisite: Digital Logic Design (EENG 2710)

Reference Textbooks:  

Learning Outcomes:  
Student will:  
1. Demonstrate an understanding of project life-cycle through semester-long hands-on projects.  
2. Design complex digital systems consisting of combinational and sequential circuits starting from a word description that performs a set of specified tasks and functions.  
3. Demonstrate project planning and scheduling skills.  
4. Develop skills, techniques and learn state-of-the-art engineering tools (such as Xilinx tools, VHDL) to design, implement and test modern-day digital systems on FPGAs.  
5. Design control units as a state machine for complex systems.  
6. Analyze the results of logic and timing simulations and to use these simulation results to debug digital systems.  
8. Research design ideas and collect reference material that relates to their projects.
9. Defend their projects orally with good presentation skills.
10. Thoroughly document all phases of their project.
11. Understand engineering design, the steps involved, and carry out engineering design principles in the design of a simple processor.
12. Demonstrate an understanding of ethical and professional issues as related to their projects.

**General Policy:**

- A perfect attendance is recommended for those aspiring to get good grades because there will be constant evaluation of skills.
- Announcements about the course will be posted on BlackBoard. It is therefore your responsibility to always check your BlackBoard.
- Small project reports are due at the beginning of class on the due date.
- All reports must be typed – no hand-written reports will be accepted for grading.
- All small projects are individual work unless otherwise stated. Simply copying others work will be treated as a violation of academic honesty.
- Tardiness: If you arrive late, please enter quietly and sit down.
- Cell Phones: Please remember to turn off phones prior to class or put them in silent mode – (for emergency purpose only).
- Students are strongly encouraged to get to know each other.
- It is the responsibility of the students with certified disabilities to provide the instructor with appropriate documentation from the Dean of Students Office (see [http://www.unt.edu/oda](http://www.unt.edu/oda)).
- Please visit [http://www.unt.edu/csrr/](http://www.unt.edu/csrr/) for your rights and responsibilities.
- Important dates and deadlines are available at [http://registrar.unt.edu/registration/fall-registration-guide](http://registrar.unt.edu/registration/fall-registration-guide)

**Grading Policy:**

- Exam and/or Quizzes: 10%
- Small Projects: 60%
- Final Project: 30%
<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topic</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>31-Aug</td>
<td>Introduction to Digital System Design, VHDL, and Basys2 Board</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>07-Sep</td>
<td>Combinational Logic Design (Discuss Report Writing)</td>
<td>Full-Adder</td>
</tr>
<tr>
<td>3</td>
<td>14-Sep</td>
<td>Combinational Logic Design</td>
<td>Full-Adder</td>
</tr>
<tr>
<td>4</td>
<td>21-Sep</td>
<td>Combinational Logic Design</td>
<td>8-Bit ALU</td>
</tr>
<tr>
<td>5</td>
<td>28-Sep</td>
<td>Combinational Logic Design</td>
<td>8-Bit ALU</td>
</tr>
<tr>
<td>6</td>
<td>5-Oct</td>
<td>Introduction to Course Project (Select Project Teams)</td>
<td>MUX and DEMUX</td>
</tr>
<tr>
<td>7</td>
<td>12-Oct</td>
<td>State Machine and Sequential Logic Design</td>
<td>Counter</td>
</tr>
<tr>
<td>8</td>
<td>19-Oct</td>
<td>State Machine and Sequential Logic Design</td>
<td>Counter</td>
</tr>
<tr>
<td>9</td>
<td>26-Oct</td>
<td>I/O</td>
<td>Shift Register</td>
</tr>
<tr>
<td>10</td>
<td>02-Nov</td>
<td>I/O</td>
<td>Shift Register</td>
</tr>
<tr>
<td>11</td>
<td>09-Nov</td>
<td></td>
<td>Memory</td>
</tr>
<tr>
<td>12</td>
<td>10-Nov</td>
<td></td>
<td>Control Unit</td>
</tr>
<tr>
<td>13</td>
<td>16-Nov</td>
<td>Testing and Testability</td>
<td>Project Integration</td>
</tr>
<tr>
<td>14</td>
<td>23-Nov</td>
<td></td>
<td>Project Testing</td>
</tr>
<tr>
<td>15</td>
<td>07-Dec</td>
<td>Project Presentation</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>14-Dec</td>
<td></td>
<td>End of Term</td>
</tr>
</tbody>
</table>